Design Methodologies for Heterogeneous Systems and Case Studies of MPSoC Chips

Christian Piguet

MPSoC 2008, Château St. Gerlach, Valkenburg a.d. Geul, Netherlands

23 - 27 June 2008

CSEM centre suisse d'électronique et de microtechnique

Introduction

- The design of heterogeneous systems in very deep submicron technologies becomes a very complex task that has to bridge very high level system description to low level consideration due to technology defaults and variations.
- This talk will describe some of these low level main issues, such as dynamic and static power consumption, temperature, technology variations, interconnect, DFM, reliability and yield, and their impact on high-level design, such as the design of multi-Vdd, fault-tolerant, redundant or adaptive chip architectures.
- Some MPSoC chips will be presented in three domains in which heterogeneity is large: wireless sensor networks, vision sensors and mobile TV.













Questions ?

- Do we have this unique parallel language?
- · If yes, is this language very well-known and used by everybody?
- MATLAB, SystemC-AMS ???
- Is such an approach used by a multidisciplinary team, i.e. an unique language used by software people distributing a task on several processors as well as used by people working at low level searching to reduce leakage power of a hardware block?

Copyright 2007 CSEM | Titre | Auteur | Page 8

CSEM centre suisse d'électronique et de microtechnique

<section-header><complex-block><complex-block><text><text><text><text><text>

Embedded Software Mapping onto N cores

- MPSoCs: one has multicores with both different cores (microcontrollers, DSP cores, video processors, co-processors) and identical cores (several identical DSP cores to get enough computation power).
- **The mapping** of the embedded software onto the different cores is dependent on the application and it is generally naturally performed manually
- **Method** like Task Concurrent Management (TCM) has been proposed by IMEC to map tasks in real time MPSoC systems
- Energy Aware: Distributing software on to a fixed number N of identical processors is not the best in terms of energy; using dynamically more or less processors depending on the computation load is much better for saving energy.

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 10

4. Interdependency from low level towards high level

- The problems that we have at low level:
 - Dynamic power consumption, current peak
 - · Static power consumption, various types of leakage
 - Temperature
 - Technology variations
 - Interconnect delays
 - · Reliability and Yield
 - CMOS « end of scaling » around 11 nm, 2015? « beyond CMOS » (CNT, molecular)

 And we have to shift all these effects to high level to be capable of designing heterogeneous systems that take into account these effects. What is the impact on the design of architectures?







Leakage

But also at architectural level

- The basic idea is to ask ourselves if it is possible to find an architecture, for the same logic function, that provides a lower leakage, or a lower total power (dynamic + static) at the same speed
- One searches for an optimal total power considering that the two parameters
 Vdd and VT are free
- Consequently, a too sequential architecture will present a high Vdd and a small VT to reach the required speed (and a very large dynamic as well as a very large static power).
- Similarly, if the selected architecture presents a too large parallelism, the number of transistors will so large that leakage and total power will be too large
- Example with a 16*16 bit multiplier



Example 2: Interconnect delays

- Quite obvious: for every technology reduction factor S, wire delay is increased by a factor S²!!
- It is a severe problem for busses, but it is a extremely dramatic problem for clock distribution.
- Consequently, the influence on architectures is large: 1) everything could be clockless or asynchronous, or 2) GALS or 3) even GSLS
- Every architecture becomes an array of N*N zones (isochronous), so to multicores, massive parallelism, synchronization problems
- NoC: Network-on-Chip

CSEM centre suisse d'électronique et de microtechnique



Example 3: Process Variations

- On the same die, technology variations from transistor to transistor (systematic, random), oxide thickness, W and L variations, doping, temperature and Vdd variations, even soft errors)
- VT Variations, factor 1.5 on delays and 20 on leakage
- Big impact on yield
- Which impact on architectures?
- For instance, to go for Multi-core, big parallelism. One can work at lower frequency for the same computation throughput. Consequently, the processor cores (at lower frequencies) are less sensitive to process variations on delay.
- Better to work at high Vdd (at low Vdd, 0.5 Volt, very sensitive to variations)
- · Architectures with Fault-Tolerance, spatial or timing redundancy

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 18

Spatial or timing redundancy

- A system is not composed of reliable units, one has to consider that every unit could fail. However, the system could not fail!!
- A possible architecture is to use massive parallelism while presenting redundant units that could take over the work of faulty units.
- One can have spatial redundancy (very expensive) or timing redundancy (quite expensive in terms of throughput)
- And big problem, what about speed and power??
- To compare the result of a given operation at 2 different time frames



Subthreshold Logic

- Logic circuits based on transistors operated in weak inversion (also called subthreshold)
- This technique has been revived recently and applied to complete subsystems operated below 200 mV.
- It has been demonstrated that minimal energy circuits are circuits operated in subthreshold regime with Vdd reduced to under VT, resulting in lower frequencies and larger clock period.
- So dynamic power is reduced, static power is decreased, but the static energy is increased as more time is required to execute the logic function. So there is an optimum in energy.
- This optimal energy is also depending on logic depth and activity factor. The minimal Vdd (and minimal energy) is smaller for small logical depth and for large activity factors.

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 20

Example 4: Yield and DFM

- DFM (Design For Manufacturing)
- Mask smallest dimensions are well below the lithographic light wavelengths.
- One has a lot of strange effects, bad line extension, missing small geometries, etc...
- To limit those variations by using regular layouts such as PLA or ROM for combinational circuits





CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 21



Example 5: Alternative Energy Sources

- Many alternative and very diverse energy sources, with «energy scavenging»
 - batteries, fuel cells
 - Scavenging from environment, vibrations, thermoelectricity, solar cells, piezo, human energy sources, walking, shoes, mechanical watches
 - One has to generate inside the SoC multiples supply voltages with very diverse peak currents (some μA, some mA, up to 10 or 100 mA)
- « Power Management » circuits become very complicated (DC-DC, regulators).
- On top of this, one requires to add DVS and DVFS (Dynamic Voltage Frequency Scaling)



- The impacts of these low level effects on to the high level synthesis process of MPSoCs is more and more difficult to understand and to take them into account
- Sure that only the low level effects have been presented here, but there are also effects at high level that have to be taken at low level:
 - Architecture for executing efficiently a given language
 - Asynchronous architecture requiring special standard cell library
 - Parallelizing compiler onto N processors, which are the constraints on to the processor architecture?



5.1 Wisenet SoC

- Everything is low-power
- 400-800 MHz Radios
- 8-bit CoolRISC single core
- SRAM Memories
- Standard Cells
- A/D converters
- Sensors



Copyright 2007 CSEM | Low-Power IC | C. Piguet | Page 27





5.2 RF-CMOS and BAW – A Real Opportunity

- Design of a new ultra low-power radio generation
- Use of high-Q BAW resonators
 - Performance: high quality factor Q~1000
 - Operation in RF within 1-10 GHz range
 - Process steps compatible with CMOS
- Perspectives
 - Hi-Q allows reduced power (autonomy)
 - Higher performances (phase noise)
 - Co-integration with IC yields high degree of **miniaturization**



2.4 GHz RF-MEMS radio front-end

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Low-Power IC | C. Piguet | Page 31



5.3 Vision sensors

Extract image features from contrast magnitude and orientation and output only pixels with pertinent information

- Much less data to process
- Real-time operation, low-power and low-cost
- Independent of the illumination conditions
- Great stability (constancy) of representation
- Easy motion detection
- High dynamic range (**120dB**)

Automotive applications:

- Lane departure warning
- Collision warning
- Driver surveillance

CSEM centre suisse d'électronique et de microtechnique









Copyright 2007 CSEM | Titre | Auteur | Page 33



MPSoC with local pixel processing and icyflex

- Data transfer between the pixel array and memory or peripherals is performed by group of 4 (10 bits per pixel) or 8 (8 bits per pixel) pixels in parallel at system clock rate.

-These image data can be processed with the icyflex's Data Processing Unit (DPU) which has been complemented with a Graphical Processing Unit (GPU) tailored for vision algorithms, able to perform simple arithmetical operations on 8- or 16bit data grouped in a 64-bit word.

- Internal SRAM being size consuming, the internal data and program memory space is limited to 128 KiBytes. This memory range can be extended with an external SDRAM up to 32 MiBytes.



- 43 mm2

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 37



CSEM centre suisse d'électronique et de microtechnique

Icyflex-based SoC (Nov. 2006)

- This integration targets very low leakage for applications requiring limited processing power
- Standard cell library: thick gates
- Leakage reduction by 800x
- Measured speed: 400 kHz @ 1.1 V
- Avg dyn power: 120 μW/MHz @ 1.0 V
- Core: 115k eq. gates, 1.75 mm²
- Peripherals: 110k eq. gates, 1.5 mm²
- Memory: 10.7 mm²
- Process: TMSC 180 nm

CSEM centre suisse d'électronique et de microtechnique

SRAM 2Ki words of 32-bit



Low-Power IC | C. Piguet | Page 38

Icyflex core

Performance: Comparison with other DSPs

Company / Processor	FIR filter Clock cycles per tap	Complex FFT 256 points Clock cycles	
CSEM / Macgic	~1/4	1.5k	
CSEM / icyflex	~1/2	2.6k	
Analog Devices / Blackfin BF531	~1/2	3.2k	
Texas Instruments / TMS320VC5501	~1/2	5.5k	
Philips / CoolFlux DSP	~1/2	5.5k	
Analog Devices / ADSP2191M	~1	7.4k	
Motorola / M56F8323	~1	12k	
MicroChip / dsPIC30	~1	~19k	
Texas Instruments / TMS320F2810	~1/2	25k	
Texas Instruments / MSP430F14x	~28	~53k	
MicroChip / PIC18F4220	~160	3.2M	

CSEM centre suisse d'électronique et de microtechnique

Low-Power IC | C. Piguet | Page 40

lcyflex core

Comparison of Starcore, CoolFlux, Macgic and icy*flex*

Features	Starcore	Macgic	icyflex	CoolFlux
Bits per Instruction	128-bit	32-bit	32-bit	32-bit
Data Word width	16-bit	32/24-bit	32-bit	24-bit
Number of MAC	4	4	2	2
Memory Transfer	8	8	4	2
Operations per cycle	32	32	16	8
Number of equivalent NAND gates	600k	150k	110k	45k
Clock cycles for FFT 256	** 1'614	1'410	2'700	* 5'500
Average Power per MHz @ 1V	* 350 µW	170 µW	*120 µW	* 75 μW
Power per MHz @ 1V for FFT	* 600 µW	300 µW	*215 µW	* 130 µW
Normalized energy for FFT @ 1V	2.3	1	1.4	1.7

**single precision *estimated

CSEM centre suisse d'électronique et de microtechnique

Low-Power IC | C. Piguet | Page 41

Audio-I Test Chip Characteristics

ISMC 0.18 µm

3.5 mm by 5.0 mm = 18 mm²

200'000 (excluding the RAMs)

CSEM's CSL 6.0 for low power consumption

7 MHz @0.7V; 35MHz @1V; 80 MHz @1.8V

96 KBytes of CSEM's low power RAM

50 (HDU ports are not available as pads)

March 2005

0.9V to 1.8V

VDDcore to 3.3V

- Technology:
- Integration date:
- Size:
- Gates:
- Standard cell lib:
- Memory:
- Signal pads:
- Voltage RAM/core:
- Voltage pads:
- Frequency:

CSEIII centre suisse d'eté et de microtechnic

Power consumption: 72 µW/MHz @0.7V; 150 µW/MHz @ 1V

Copyright 2007 CSEM | Low-Power IC | C. Piguet | Page 42

5.5 Mobile TV Chip (DVB-T/H) by Abilis













Highly Integrated Solution

- Multi-band tuner
- Advanced demodulator
- □ USB 2.0 interface
- □ QFN 9mm x 9mm
- □ Power dissipation < 350mW

Very Efficient BOM

- □ Low external component count
- □ 1 Balun, decoupling caps
- □ Single crystal solution
- □ On board USB PHY interface

Pre-Certified System Solution

- □ HW design
- □ Partnership with ESG/EPG middleware suppliers
- □ SW Driver Source Code





6. « Disruptive » Architectures and Systems??

- One can look at various Roadmaps
- The end of CMOS «scaling» is predicted around 11 nanometers, roughly 10 years from now, around 2013 and 2017
- After 2017, we should move to « Beyond CMOS »
- However, today, there is no clear alternating route to replace CMOS
- CNT, nanowires, molecular switches etc... it is not so clear for architectures. and systems requiring billions of switches and billions of wires or interconnect
- Nevertheless, there is an interesting approach in hybrids CMOS and nano, it will be heterogeneous...
- With these nano-elements, one has sometimes the same problems at low level (leakage, process variations), but we could also imagine or hope that some of these effects would disappear!!

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 50

However, one can take some risk by having new ideas..

- A single universal SoC or MPSoC platform: everybody has to use the same hardware, consequently, design is fully concentrated on embedded software.
 - Very expensive to develop, about 100 M€, and one could ask if is reasonable for applications sensitive to power consumption and to some other performances...





- We see design teams that are also more and more heterogeneous
- What we have to do is also more difficult to define:
 - Focused research, yes, but primarily interdisciplinary research
 - To talk to many people, to understand more and more people
 - To go to conferences...



References (I)

- www.csem.ch
- J. Rabaey, "Managing Power Dissipation in the Generation-after-Next Wireless Systems", FTFC'99, June 1999, Paris, France
- E. Vittoz, "Weak Inversion for Ultimate Low-Power Logic", Chapter 16 in « Low-Power Electronics Design", CRC Press, November 2004, edited by Christian Piguet.
- S. Hanson, B. Zhai, D. Blaauw, D. Sylvester, A. Bryant, X. Wang, "Energy Optimality and Variability in Subthreshold Design", International Symposium on Low Power Electronics and Design, 2006, pp. 363-365.
- T. Henzinger, J. Sifakis, « The discipline of Embedded Systems Design », IEEE Computer, October 2007, pp. 32-40
- A. Jerraya, W. Wolf, "Multiprocessor Systems-on-Chips", Elsevier, Morgan Kaufmann Publishers, 2005.
- K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits", Proc. of the IEEE, Vol. 91, No.2, 2003, pp305-327.
- Christian Schuster, Jean-Luc Nagel, Christian Piguet, Pierre-André Farine, « Leakage reduction at the architectural level and its application to 16 bit multiplier architectures", PATMOS '04, Santorini Island, Greece, September 15-17, 2004
- C. Schuster, C. Piguet, J-L. Nagel, P-A. Farine, «An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth", Journal of Low-Power Electronics (JOLPE), Vol. 1, No. 1, April 2005, pp. 1-8.
- C. Schuster, J-L. Nagel, C. Piguet, P-A. Farine, "Architectural and Technology Influence on the Optimal Total Power Consumption", DATE 2006, Munchen, March 6-10, 2006

References (II)

- Zhai, B., Blaauw, D.; Sylvester, D. & Flautner, K. "Theoretical and Practical Limits of Dynamic Voltage Scaling", *Design Automation Conference*, 2004, pp. 868-873.
- Hanson, S.; Zhai, B.; Blaauw, D.; Sylvester, D.; Bryant, A. & Wang, "Energy Optimality and Variability in Subthreshold Design", International Symposium on Low Power Electronics and Design, ISLPED 2006, pp. 363-365.
- B. Zhai, et al., "A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency," VLSI Ckts Symp, 2006.
- Joyce Kwong, et. al., "A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter," ISSCC'08, pp. 318-319, 2008.
- C. Piguet, G. Berweiler, C. Voirol, E. Dijkstra, J. Rijmenants, R. Zinszner, M. Stauffer, M. Joss, "ALADDIN : A CMOS Gate-Matrix Layout System", Proc. of ISCAS 88, p. 2427, Espoo, Helsinki, Finland, 1988.
- M. Haykel Ben Jamaa, Kirsten E. Moselund, David Atienza, Didier Bouvet, Adrian M. Ionescu, Yusuf Leblebici, and Giovanni De Micheli, "Fault-Tolerant Multi-Level Logic Decoder for Nanoscale Crossbar Memory Arrays", Proc. ICCAD'07, pp. 765-772
- Christian C. Enz et al. « WiseNET: An Ultralow-Power Wireless Sensor Network Solution", IEEE Computer, August 2004, pp. 62-70.
- A. El-Hoiydi, J.-D. Decotignie, C. Enz and E. Le Roux, « WiseMAC, an Ultra Low Power MAC Protocol for the WiseNET Wireless Sensor Network", SenSys'03, November 5–7, 2003, Los Angeles, California, USA.

CSEM centre suisse d'électronique et de microtechnique

Copyright 2007 CSEM | Titre | Auteur | Page 56

References (III)

- David Ruffieux, Jérémie Chabloz, Claude Muller, Franz-Xaver Pengg, Paola Tortori, Alexandre Vouilloz, "2.4GHz MEMS-Based Transceiver", ISSCC 2008, San-Francisco, paper 29.1, pp. 522-523
- C. Arm, S. Gyger, J.-M. Masgonty, M. Morgan, J.-L. Nagel, C. Piguet, F. Rampogna, P. Volet, "Low-Power 32-bit Dual-MAC 120 W/MHz 1.0 V icyflex DSP/MCU Core", submitted to ESSCIRC 2008, Sept. 2008, Edinburgh, Scotland, U.K.
- C. Arm, J.-M. Masgonty, M. Morgan, C. Piguet, P.-D. Pfister, F. Rampogna, P. Volet; "Low-Power Quad MAC 170 μW/MHz 1.0 V MACGIC DSP Core", ESSCIRC 2006, Sept. 19-22. 2006, Montreux, Switzerland
- http://www.abiliss.com

